Abstract-The class-E power amplifier is widely used due to its high efficiency, resulting from switching at zero voltage and zero slope of the switch voltage (i.e. ZVS and DZVS). This paper presents an analytical expression of the gain between the DC input voltage and the peak switch voltage on an ideal class-E power amplifier (PA) with finite dc-feed inductance, ZVS and DZVS operation. This expression is verified by simulations, and it is evaluated by experimental results at a switching frequency of 10.24MHz. Considering the results (simulated and experimental), the maximum error was 10,2%.
I. INTRODUCTION
The Class-E power amplifier (PA) has been extensively studied and many different aspects of it has been analyzed. In particular, the ideal Class-E PA (i.e. Fig. 1(a) ) with a finite dc-feed inductance instead of an RF-choke in a Class-E PA has been explored [1] - [5] . For the same supply voltage, output power and load, using finite dc-feed inductance has significant benefits [6] : more efficient output matching network, implementation in low-voltage technologies and higher frequency of operation. The published papers about this PA can be categorized, considering the design approach, in two main groups: based on analytical equations [3] , [5] , [6] and based on iterative procedures [1] , [4] . Further, when the switch onresistance and the inductor resistance are taken into account, the class-E PA solution results in complicated nonlinear analytic equations that must be solved numerically [7] , [8] or in iterative design procedures even more lengthy and complex [9] , [10] . Furthermore, the optimum operation of the class-E PA occurs at the non-nominal operation (i.e. without ZVS and DZVS) [10] . An intermediary solution was proposed in [11] , they used the analytical solution of the ideal class-E PA equations as the first point of an iterative procedure for solving the optimization of the PA.
Considering the Class-E PA presented in the Fig. 1(a) , the peak value of the switch voltage should be lower than the breakdown voltage of the transistor. The solutions for alleviating this problem include [7] : parallel structures and power combining, cascode switching, combining with class-/ −1 , and designing for sub-optimum or off-nominal operation of the class-E PA. The published design methodologies for nominal or optimum operation that consider the switch breakdown ) involves hard simulation work [10] or numerical method solution of non-linear equations [7] . On the other hand, in [11] was included the in an analytical design set, this set was divided in specification gains and circuit element gains as is illustrated in the Fig.2(a) . The specification gains were used to calculate the design space of the class-E PA based in the inputs and outputs constrains, and the circuit element gains were used for calculating the circuit components. All of these gains are analytic functions of the input variables, therefore the design set can be implemented and calculated in any math software for analyzing all the involved trade-offs. As an example of this approach, the design space of the PA designed in [11] was plotted in the Fig. 2(b) . This paper presents the synthesis of the analytic relationship between the DC input voltage and on a class-E PA with finite dc-feed inductance used in [11] .
II. IDEAL NOMINAL CLASS-E MODEL
The ideal class-E PA circuit shown in Fig.1(a) can be modeled as the circuit shown in Fig. 1 
signals has 0 time transitions at a frequency (near to 0 ) and the series resonant circuit 0 , and has a high loaded quality factor. Therefore, the output current is given by (1) . As a result of development presented presented in [5] , for ideal class-E nominal operation (i.e. with ZVS and DZVS), the PA currents and PA voltages, are given by the equations (2) to (7).
where, means that the expression is valid when the switch is in the ON state (0 < < 2 ). On the other hand, means that the expression is valid when the switch is in the OFF state (
2

< <
2 ). The constants C1 and C2 are analytic functions of , , and , and they were found in [5] . The variables and were introduced by [5] , in order to simplify the math analysis and are defined as:
where, is the parallel tuned frequency of the network , is the impedance of , and is:
where, is the PA load , is the power delivered by , is the power dissipated by , and is the equivalent resistance (introduced by [11] ) that the amplifier imposes to and can be calculated as:
therefore, from (10) and (9), the can be rewritten as: where,
It is important to emphasize that the expressions from (1) to (12) can be calculated in terms of , , , and only if , , and are known, but in [5] was demonstrated that both and could be solved as a analytic function of both and .
III. IDEAL CLASS-E PA SWITCH BREAKDOWN VOLTAGE
A. Numerical solution
The peak value of the switch voltage occurs when:
where, is the time at which the peak value occurs. From (5) and (13) it was found (14) (i.e. the equation at the top of the page). Solving numerically this equation, the value is calculated in function of the parameter values and , using the peak value of the switch voltage value gain ( ( , ) = ) was found from (6), and the results were plotted in the Fig.3 .
B. Curve fitting
As a simplified approach, the variation on gain with respect to changes in the variable can be neglected, therefore this gain was assumed as:
where, is a constraint value that minimizes the involved error. The fitting error was defined following the percentage least squares criteria as: where is the sample of the variable and is the sample of the variable, and is the error value for the sample ( , ). The goal function ( ) was defined as:
where, is the number of samples of the numerical solution. Therefore, the optimum value of minimizes the sum of the calculated error squares for all the samples. The optimization process is illustrated in the Fig. 4(b) . The error function for this optimum value was plotted in Fig.4(a) . Using the optimum value, (15) can be rewritten as:
In order to analyze this results, the absolute value of the percentage error was plotted in Fig.5 . Considering this figure, the approximation error is less than 5% for any value and a less than 1.7. For large (i.e. > 1.65) the values of either input parameters or circuit elements correspond to extreme values [6] . Hence, we focus on values lower than 1.7. The mean perceptual error for the limited range (0 < < 1.7, 0 < < 1) was 3%, and the maximum perceptual error was 7%. Further, a similar optimization procedure was made. Therefore, (15) can be rewritten as:
the absolute value of the new percentage error was plotted in Fig.6 . Considering this figure, the approximation error is less than 5.3% for any value and a less than 1.5. The mean perceptual error in all the range (0 < < 1.7, 0 < < 1) was 2%, and the maximum perceptual error was 8.8%.
In order to reduce the approximation error in the peak value prediction, for a fixed duty cycle ( = ), the approximative expression may be refined using a polynomial c(x) of degree n of the variable that fits the data, in the least squares sense. Therefore (15) can be rewritten as: using a duty cycle of 50%, the error can be decreased as is presented in the Fig.7 . Hence, using n=2, (20) can be rewritten as:
this expression has perceptual error of less than 2% in all the range (0 < < 2, = 50%).
IV. USING THE CLASS-E DESIGN SET
The relations between the input parameters ( , , and ) and the circuit element values ( , , , 0 and ) should be known. These relations are commonly referenced as the design set, in this paper we use the set proposed in [5] and extended in [11] . This set is summarized in the table I.   TABLE I. CIRCUIT ELEMENT GAINS
V. MEASUREMENT AND SIMULATED RESULTS
In order to verify (19), (21) and (11), a PA was simulated following the specifications summarized in Table II . The simulation setup uses the harmonic balance simulation technique in the Advanced Design System (ADS R ⃝ ) software. Furthermore, the transistor is represented as a voltage controlled switch model, with ideal control signal (with 0 time transitions at a frequency ), an on resistance of 1 mΩ, and an open resistance of 100 GΩ. All the other circuit elements are simulated as ideal components. In order to calculate its values, first the relations that are only dependent on the and specification were calculated (summarized in the Table III) , then following the circuit element gains of the design set and the specification, the circuit values were calculated and summarized in Table IV. The experimental results are taken from [6] , where discrete Class-E PAs were constructed with a transistor (MAX 2601), and discrete passive components. Further, the transistor gate was driven by a square wave signal from the signal source. The rise and fall time was chosen as 10 % of the period of the square signal (10.24 MHz). These simulated and experimental results are summarized in (21) and (11)) is less than 20% including simulated and experimental results. Futher, the minimum error prediction of the is achieved using (19), because the unmodeled dynamics (i.e. finite ) increase the error of the numerical solution, as is clear from the increase of the error with a lower value of . From these analysis, the equation (19) is a simple appropriate expression for modeling . When (11) was used for the prediction, the maximum error found was 18.02%, this is because is more sensitive to the unmodeled losses, that impacts in the experimental results.
VI. CONCLUSIONS
An analytical expression of the gain between the DC input voltage and the peak switch voltage on a ideal class-E power amplifier (PA) for a finite dc-feed inductance and ZVS and DZVS operation was presented. This expression was verified by the simulations, and was evaluated by experimental results ( = 10.24 MHz), with good agreement between the results and the predicted values. Considering the simulated and experimental results the maximum predicted error was 10,2%.
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